add all files

This commit is contained in:
RezHackXYZ 2025-07-08 16:08:06 -07:00
parent 04235800a8
commit 64bfa51f34
No known key found for this signature in database
GPG key ID: C4C90E569C9669E2
4 changed files with 286 additions and 0 deletions

BIN
BOM.csv Normal file

Binary file not shown.
1 ID Name Designator Footprint Quantity Manufacturer Part Manufacturer Supplier Supplier Part Price Pins 3DModel Contributor JLCPCB Part Class link
2 1 NT3H2111W0FHKH NFC-CHIP XQFN-8_L1.6-W1.6-P0.50-BL_NT3H2111W0FHKH 1 NT3H2111W0FHKH NXP(恩智浦) LCSC C710403 0.886 8 LCSC Extended Part https://www.nxp.com/docs/en/data-sheet/NT3H2111_2211.pdf
3 2 47Ω RESISTOR R1206 1 RC1206FR-0747RL YAGEO(国巨) LCSC C137268 0.004 2 R1206_L3.2-W1.6-H0.6 lcsc Extended Part https://item.szlcsc.com/311874.html
4 3 17-21SUYC/TR8 LED LED0805-R-RD 1 KT-0805黄灯 KENTO LCSC C2296 0.012 2 LED0805-RD lcsc Basic Part https://item.szlcsc.com/88042.html
5 4 10uF CAPACITOR C1206 1 CL31A106KBHNNNE SAMSUNG(三星) LCSC C13585 0.035 2 C1206_L3.2-W1.6-H1.3 lcsc Basic Part https://item.szlcsc.com/89171.html
6 5 25X48MM 1 25X48MM_NFC_ANTENNA 1 2 Thomas Davies

49
JOURNAL.md Normal file
View file

@ -0,0 +1,49 @@
# JOURNAL
Total time spend: 1 hour
## 5 Jul
### circuit diagram
**time spend:** 10 hour
**what i did:** i did some googling, and found the right components and how to put it! hopefully it works!
**images:** ![my circuit diagram](https://hc-cdn.hel1.your-objectstorage.com/s/v3/2b8479ec441bed329983532794c7f25d5ea844b8_image.png)
### placed the pcb
**time spend:** 10 min
**what i did:** i decided that it should be small like a key chain, and should tell what it is and what all the parts are. so it that layout in my mind i put the parts!
**images:** ![my pcb before any wiring](https://hc-cdn.hel1.your-objectstorage.com/s/v3/f1cfc3da4828b2a65009e584ef1ee0cefe11128b_image.png)
### place pcb parts
**time spend:** 10 min
**what i did:** i did some googling, and found the right components and how to put it! hopefully it works!
![pcb](https://hackclub.slack.com/archives/C016DEDUL87/p1751715945859689?thread_ts=1751715941.390799&cid=C016DEDUL87)
### trace
**time spend:** 20 min
**what i did:** i tryed auto router, but again it dint look that nice and dint doo it all so i unddooed and traced it all while keeping it claen
![pcb wit routes](https://hc-cdn.hel1.your-objectstorage.com/s/v3/6829ffbd541d75022c2ad3f932330ad5a855ab27_image.png)
### lables and legend
**time spend:** 10 min
**what i did:** as i wanted to give explantions for every thing, i added labes and a legened
![pcb wit labes front](https://hc-cdn.hel1.your-objectstorage.com/s/v3/542a880e4ebaa2c13568b79b9832945b3b4e028d_image.png)
![pcb wit labes back](https://hc-cdn.hel1.your-objectstorage.com/s/v3/a6c11d1db7f202deb91de9f92bfc4bd8ec847467_image.png)
### done

174
PCB.json Normal file

File diff suppressed because one or more lines are too long

63
SCHEMATIC.json Normal file

File diff suppressed because one or more lines are too long