skyfall/rtl8188eu
1
0
Fork 0
mirror of https://github.com/lwfinger/rtl8188eu.git synced 2025-06-23 08:34:20 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

rtl8188eu: Replace _FALSE and _TRUE

Browse source 
Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
This commit is contained in:
Larry Finger 2014-12-28 20:13:24 -06:00
parent 17d1637977
commit 06334102cd
68 changed files with 2553 additions and 2572 deletions
Download patch file Download diff file Expand all files Collapse all files

48
hal/rtl8188e_phycfg.c
View file

@ -89,7 +89,7 @@ sic_IsSICReady(
IN struct adapter *Adapter
)
{
BOOLEAN bRet=_FALSE;
BOOLEAN bRet=false;
u32 retryCnt=0;
u8 sic_cmd=0xff;
@ -98,11 +98,11 @@ sic_IsSICReady(
if(retryCnt++ >= SIC_MAX_POLL_CNT)
{
//RTPRINT(FPHY, (PHY_SICR|PHY_SICW), ("[SIC], sic_IsSICReady() return FALSE\n"));
return _FALSE;
return false;
}
//if(RT_SDIO_CANNOT_IO(Adapter))
// return _FALSE;
// return false;
sic_cmd = rtw_read8(Adapter, SIC_CMD_REG);
//sic_cmd = PlatformEFIORead1Byte(Adapter, SIC_CMD_REG);
@ -111,7 +111,7 @@ sic_IsSICReady(
#endif
//RTPRINT(FPHY, (PHY_SICR|PHY_SICW), ("[SIC], sic_IsSICReady(), readback 0x%x=0x%x\n", SIC_CMD_REG, sic_cmd));
if(sic_cmd == SIC_CMD_READY)
return _TRUE;
return true;
else
{
rtw_msleep_os(1);
@ -253,7 +253,7 @@ SIC_SetBBReg(
//RTPRINT(FPHY, PHY_SICW, ("[SIC], SIC_SetBBReg() start\n"));
/*
while(PlatformAtomicExchange(&pHalData->bChangeBBInProgress, _TRUE) == _TRUE)
while(PlatformAtomicExchange(&pHalData->bChangeBBInProgress, true) == true)
{
BBWaitCounter ++;
delay_ms(10); // 1 ms
@ -280,7 +280,7 @@ SIC_SetBBReg(
sic_Write4Byte(Adapter, RegAddr, Data);
//PlatformAtomicExchange(&pHalData->bChangeBBInProgress, _FALSE);
//PlatformAtomicExchange(&pHalData->bChangeBBInProgress, false);
//RTPRINT(FPHY, PHY_SICW, ("[SIC], SIC_SetBBReg() end\n"));
}
@ -298,7 +298,7 @@ SIC_QueryBBReg(
//RTPRINT(FPHY, PHY_SICR, ("[SIC], SIC_QueryBBReg() start\n"));
/*
while(PlatformAtomicExchange(&pHalData->bChangeBBInProgress, _TRUE) == _TRUE)
while(PlatformAtomicExchange(&pHalData->bChangeBBInProgress, true) == true)
{
BBWaitCounter ++;
delay_ms(10); // 10 ms
@ -318,7 +318,7 @@ SIC_QueryBBReg(
//RTPRINT(FPHY, PHY_SICR, ("[SIC], SIC_QueryBBReg(), 0x%x=0x%x\n", RegAddr, OriginalValue));
//RTPRINT(FPHY, PHY_SICR, ("[SIC], SIC_QueryBBReg() end\n"));
//PlatformAtomicExchange(&pHalData->bChangeBBInProgress, _FALSE);
//PlatformAtomicExchange(&pHalData->bChangeBBInProgress, false);
return (ReturnValue);
}
@ -355,7 +355,7 @@ SIC_LedOff(
{
// When SIC is enabled, led pin will be used as debug pin,
// so don't execute led function when SIC is enabled.
return _TRUE;
return true;
}
#endif
@ -1453,7 +1453,7 @@ phy_BB8188E_Config_ParaFile(
//
// 2. If EEPROM or EFUSE autoload OK, We must config by PHY_REG_PG.txt
//
if (pEEPROM->bautoload_fail_flag == _FALSE)
if (pEEPROM->bautoload_fail_flag == false)
{
pHalData->pwrGroupCnt = 0;
@ -2279,7 +2279,7 @@ PHY_UpdateTxPowerDbm8188E(
//Adapter->HalFunc.SetTxPowerLevelHandler(Adapter, pHalData->CurrentChannel);//gtest:todo
return _TRUE;
return true;
}
@ -2346,7 +2346,7 @@ _PHY_SetBWMode92C(
if(pHalData->rf_chip == RF_PSEUDO_11N)
{
//pHalData->SetBWModeInProgress= _FALSE;
//pHalData->SetBWModeInProgress= false;
return;
}
@ -2588,10 +2588,10 @@ PHY_SwChnl8188E( // Call after initialization
IN u8 channel
)
{
//struct adapter *Adapter = ADJUST_TO_ADAPTIVE_ADAPTER(pAdapter, _TRUE);
//struct adapter *Adapter = ADJUST_TO_ADAPTIVE_ADAPTER(pAdapter, true);
HAL_DATA_TYPE *pHalData = GET_HAL_DATA(Adapter);
u8 tmpchannel = pHalData->CurrentChannel;
BOOLEAN bResult = _TRUE;
BOOLEAN bResult = true;
if(pHalData->rf_chip == RF_PSEUDO_11N)
{
@ -2678,7 +2678,7 @@ phy_SwChnlStepByStep(
OUT u32 *delay
)
{
return _TRUE;
return true;
}
@ -2698,14 +2698,14 @@ phy_SetSwChnlCmdArray(
if(CmdTable == NULL)
{
//RT_ASSERT(FALSE, ("phy_SetSwChnlCmdArray(): CmdTable cannot be NULL.\n"));
return _FALSE;
return false;
}
if(CmdTableIdx >= CmdTableSz)
{
//RT_ASSERT(FALSE,
// ("phy_SetSwChnlCmdArray(): Access invalid index, please check size of the table, CmdTableIdx:%ld, CmdTableSz:%ld\n",
// CmdTableIdx, CmdTableSz));
return _FALSE;
return false;
}
pCmd = CmdTable + CmdTableIdx;
@ -2714,7 +2714,7 @@ phy_SetSwChnlCmdArray(
pCmd->Para2 = Para2;
pCmd->msDelay = msDelay;
return _TRUE;
return true;
}
@ -2812,7 +2812,7 @@ PHY_CheckIsLegalRfPath8192C(
IN struct adapter *pAdapter,
IN u32 eRFPath)
{
BOOLEAN rtValue = _TRUE;
BOOLEAN rtValue = true;
// NOt check RF Path now.!
return rtValue;
@ -2861,7 +2861,7 @@ static BOOLEAN _PHY_QueryRFPathSwitch(
)
{
// if(is2T)
// return _TRUE;
// return true;
if(!pAdapter->hw_init_completed)
{
@ -2872,16 +2872,16 @@ static BOOLEAN _PHY_QueryRFPathSwitch(
if(is2T)
{
if(PHY_QueryBBReg(pAdapter, rFPGA0_XB_RFInterfaceOE, BIT5|BIT6) == 0x01)
return _TRUE;
return true;
else
return _FALSE;
return false;
}
else
{
if(PHY_QueryBBReg(pAdapter, rFPGA0_XA_RFInterfaceOE, 0x300) == 0x02)
return _TRUE;
return true;
else
return _FALSE;
return false;
}
}