mirror of
https://github.com/lwfinger/rtl8188eu.git
synced 2025-06-23 08:34:20 +00:00
rtl8188eu: Remove configuration variables CONFIG_IOL_XXX and associated dead code
Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
This commit is contained in:
Larry Finger
parent
927e984c73
commit
9ba4954378
16 changed files with 36 additions and 672 deletions
|
|
@ -20,9 +20,7 @@
|
|||
|
||||
#include "odm_precomp.h"
|
||||
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
#include <rtw_iol.h>
|
||||
#endif
|
||||
|
||||
#if (RTL8188E_SUPPORT == 1)
|
||||
static bool
|
||||
|
|
@ -208,18 +206,15 @@ ODM_ReadAndConfig_AGC_TAB_1T_8188E(
|
|||
u4Byte ArrayLen = sizeof(Array_AGC_TAB_1T_8188E)/sizeof(u4Byte);
|
||||
pu4Byte Array = Array_AGC_TAB_1T_8188E;
|
||||
bool biol = false;
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
PADAPTER Adapter = pDM_Odm->Adapter;
|
||||
struct xmit_frame *pxmit_frame;
|
||||
u8 bndy_cnt=1;
|
||||
#endif/* ifdef CONFIG_IOL_IOREG_CFG */
|
||||
HAL_STATUS rst =HAL_STATUS_SUCCESS;
|
||||
|
||||
hex += board;
|
||||
hex += interfaceValue << 8;
|
||||
hex += platform << 16;
|
||||
hex += 0xFF000000;
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
biol = rtw_IOL_applied(Adapter);
|
||||
|
||||
if (biol){
|
||||
|
|
@ -228,7 +223,6 @@ ODM_ReadAndConfig_AGC_TAB_1T_8188E(
|
|||
return HAL_STATUS_FAILURE;
|
||||
}
|
||||
}
|
||||
#endif/* ifdef CONFIG_IOL_IOREG_CFG */
|
||||
|
||||
for (i = 0; i < ArrayLen; i += 2 )
|
||||
{
|
||||
|
|
@ -238,14 +232,12 @@ ODM_ReadAndConfig_AGC_TAB_1T_8188E(
|
|||
/* This (offset, data) pair meets the condition. */
|
||||
if ( v1 < 0xCDCDCDCD )
|
||||
{
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
if (biol){
|
||||
if (rtw_IOL_cmd_boundary_handle(pxmit_frame))
|
||||
bndy_cnt++;
|
||||
rtw_IOL_append_WD_cmd(pxmit_frame,(u2Byte)v1, v2,bMaskDWord);
|
||||
}
|
||||
else
|
||||
#endif /* ifdef CONFIG_IOL_IOREG_CFG */
|
||||
{
|
||||
odm_ConfigBB_AGC_8188E(pDM_Odm, v1, bMaskDWord, v2);
|
||||
}
|
||||
|
|
@ -271,14 +263,12 @@ ODM_ReadAndConfig_AGC_TAB_1T_8188E(
|
|||
v2 != 0xCDEF &&
|
||||
v2 != 0xCDCD && i < ArrayLen -2)
|
||||
{
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
if (biol){
|
||||
if (rtw_IOL_cmd_boundary_handle(pxmit_frame))
|
||||
bndy_cnt++;
|
||||
rtw_IOL_append_WD_cmd(pxmit_frame,(u2Byte)v1, v2,bMaskDWord);
|
||||
}
|
||||
else
|
||||
#endif /* ifdef CONFIG_IOL_IOREG_CFG */
|
||||
{
|
||||
odm_ConfigBB_AGC_8188E(pDM_Odm, v1, bMaskDWord, v2);
|
||||
}
|
||||
|
|
@ -293,32 +283,12 @@ ODM_ReadAndConfig_AGC_TAB_1T_8188E(
|
|||
}
|
||||
}
|
||||
}
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
if (biol){
|
||||
if (rtw_IOL_exec_cmds_sync(pDM_Odm->Adapter, pxmit_frame, 1000, bndy_cnt))
|
||||
{
|
||||
#ifdef CONFIG_IOL_IOREG_CFG_DBG
|
||||
printk("~~~ %s Success !!!\n",__func__);
|
||||
{
|
||||
/* dump data from TX packet buffer */
|
||||
rtw_IOL_cmd_tx_pkt_buf_dump(pDM_Odm->Adapter,pxmit_frame->attrib.pktlen+32);
|
||||
}
|
||||
#endif /* CONFIG_IOL_IOREG_CFG_DBG */
|
||||
|
||||
}
|
||||
else{
|
||||
if (!rtw_IOL_exec_cmds_sync(pDM_Odm->Adapter, pxmit_frame, 1000, bndy_cnt)) {
|
||||
printk("~~~ %s IOL_exec_cmds Failed !!!\n",__func__);
|
||||
#ifdef CONFIG_IOL_IOREG_CFG_DBG
|
||||
{
|
||||
/* dump data from TX packet buffer */
|
||||
rtw_IOL_cmd_tx_pkt_buf_dump(pDM_Odm->Adapter,pxmit_frame->attrib.pktlen+32);
|
||||
}
|
||||
#endif /* CONFIG_IOL_IOREG_CFG_DBG */
|
||||
|
||||
rst = HAL_STATUS_FAILURE;
|
||||
}
|
||||
}
|
||||
#endif /* ifdef CONFIG_IOL_IOREG_CFG */
|
||||
return rst;
|
||||
}
|
||||
|
||||
|
|
@ -538,21 +508,14 @@ ODM_ReadAndConfig_PHY_REG_1T_8188E(
|
|||
u4Byte ArrayLen = sizeof(Array_PHY_REG_1T_8188E)/sizeof(u4Byte);
|
||||
pu4Byte Array = Array_PHY_REG_1T_8188E;
|
||||
bool biol = false;
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
PADAPTER Adapter = pDM_Odm->Adapter;
|
||||
struct xmit_frame *pxmit_frame;
|
||||
u8 bndy_cnt=1;
|
||||
#ifdef CONFIG_IOL_IOREG_CFG_DBG
|
||||
struct cmd_cmp cmpdata[ArrayLen];
|
||||
u4Byte cmpdata_idx=0;
|
||||
#endif
|
||||
#endif/* ifdef CONFIG_IOL_IOREG_CFG */
|
||||
HAL_STATUS rst =HAL_STATUS_SUCCESS;
|
||||
hex += board;
|
||||
hex += interfaceValue << 8;
|
||||
hex += platform << 16;
|
||||
hex += 0xFF000000;
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
biol = rtw_IOL_applied(Adapter);
|
||||
|
||||
if (biol){
|
||||
|
|
@ -562,7 +525,6 @@ ODM_ReadAndConfig_PHY_REG_1T_8188E(
|
|||
return HAL_STATUS_FAILURE;
|
||||
}
|
||||
}
|
||||
#endif/* ifdef CONFIG_IOL_IOREG_CFG */
|
||||
|
||||
for (i = 0; i < ArrayLen; i += 2 )
|
||||
{
|
||||
|
|
@ -573,7 +535,6 @@ ODM_ReadAndConfig_PHY_REG_1T_8188E(
|
|||
/* This (offset, data) pair meets the condition. */
|
||||
if ( v1 < 0xCDCDCDCD )
|
||||
{
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
if (biol){
|
||||
if (rtw_IOL_cmd_boundary_handle(pxmit_frame))
|
||||
bndy_cnt++;
|
||||
|
|
@ -602,15 +563,9 @@ ODM_ReadAndConfig_PHY_REG_1T_8188E(
|
|||
pDM_Odm->RFCalibrateInfo.RegA24 = v2;
|
||||
|
||||
rtw_IOL_append_WD_cmd(pxmit_frame,(u2Byte)v1, v2,bMaskDWord);
|
||||
#ifdef CONFIG_IOL_IOREG_CFG_DBG
|
||||
cmpdata[cmpdata_idx].addr = v1;
|
||||
cmpdata[cmpdata_idx].value= v2;
|
||||
cmpdata_idx++;
|
||||
#endif
|
||||
}
|
||||
}
|
||||
else
|
||||
#endif /* ifdef CONFIG_IOL_IOREG_CFG */
|
||||
{
|
||||
odm_ConfigBB_PHY_8188E(pDM_Odm, v1, bMaskDWord, v2);
|
||||
}
|
||||
|
|
@ -636,7 +591,6 @@ ODM_ReadAndConfig_PHY_REG_1T_8188E(
|
|||
v2 != 0xCDEF &&
|
||||
v2 != 0xCDCD && i < ArrayLen -2)
|
||||
{
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
if (biol){
|
||||
if (rtw_IOL_cmd_boundary_handle(pxmit_frame))
|
||||
bndy_cnt++;
|
||||
|
|
@ -663,15 +617,9 @@ ODM_ReadAndConfig_PHY_REG_1T_8188E(
|
|||
pDM_Odm->RFCalibrateInfo.RegA24 = v2;
|
||||
|
||||
rtw_IOL_append_WD_cmd(pxmit_frame,(u2Byte)v1, v2,bMaskDWord);
|
||||
#ifdef CONFIG_IOL_IOREG_CFG_DBG
|
||||
cmpdata[cmpdata_idx].addr = v1;
|
||||
cmpdata[cmpdata_idx].value= v2;
|
||||
cmpdata_idx++;
|
||||
#endif
|
||||
}
|
||||
}
|
||||
else
|
||||
#endif /* ifdef CONFIG_IOL_IOREG_CFG */
|
||||
{
|
||||
odm_ConfigBB_PHY_8188E(pDM_Odm, v1, bMaskDWord, v2);
|
||||
}
|
||||
|
|
@ -686,44 +634,13 @@ ODM_ReadAndConfig_PHY_REG_1T_8188E(
|
|||
}
|
||||
}
|
||||
}
|
||||
#ifdef CONFIG_IOL_IOREG_CFG
|
||||
if (biol){
|
||||
/* printk("==> %s, pktlen = %d,bndy_cnt = %d\n",__func__,pxmit_frame->attrib.pktlen+4+32,bndy_cnt); */
|
||||
if (rtw_IOL_exec_cmds_sync(pDM_Odm->Adapter, pxmit_frame, 1000, bndy_cnt))
|
||||
{
|
||||
#ifdef CONFIG_IOL_IOREG_CFG_DBG
|
||||
printk("~~~ %s IOL_exec_cmds Success !!!\n",__func__);
|
||||
{
|
||||
u4Byte idx;
|
||||
u4Byte cdata;
|
||||
printk(" %s data compare => array_len:%d\n",__func__,cmpdata_idx);
|
||||
printk("### %s data compared !!###\n",__func__);
|
||||
for (idx=0;idx< cmpdata_idx;idx++)
|
||||
{
|
||||
cdata = ODM_Read4Byte(pDM_Odm, cmpdata[idx].addr);
|
||||
if (cdata != cmpdata[idx].value){
|
||||
printk(" addr:0x%04x, data:(0x%02x : 0x%02x)\n",
|
||||
cmpdata[idx].addr,cmpdata[idx].value,cdata);
|
||||
rst = HAL_STATUS_FAILURE;
|
||||
}
|
||||
}
|
||||
printk("### %s data compared !!###\n",__func__);
|
||||
/* dump data from TX packet buffer */
|
||||
rtw_IOL_cmd_tx_pkt_buf_dump(pDM_Odm->Adapter,pxmit_frame->attrib.pktlen+32);
|
||||
}
|
||||
#endif /* CONFIG_IOL_IOREG_CFG_DBG */
|
||||
} else {
|
||||
if (!rtw_IOL_exec_cmds_sync(pDM_Odm->Adapter, pxmit_frame, 1000, bndy_cnt)) {
|
||||
rst = HAL_STATUS_FAILURE;
|
||||
printk("~~~ IOL Config %s Failed !!!\n",__func__);
|
||||
#ifdef CONFIG_IOL_IOREG_CFG_DBG
|
||||
{
|
||||
/* dump data from TX packet buffer */
|
||||
rtw_IOL_cmd_tx_pkt_buf_dump(pDM_Odm->Adapter,pxmit_frame->attrib.pktlen+32);
|
||||
}
|
||||
#endif /* CONFIG_IOL_IOREG_CFG_DBG */
|
||||
}
|
||||
}
|
||||
#endif /* ifdef CONFIG_IOL_IOREG_CFG */
|
||||
return rst;
|
||||
}
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue