mirror of
https://github.com/lwfinger/rtl8188eu.git
synced 2024-11-10 15:39:38 +00:00
rtl8188eu: Remove RTL8188E_FPGAtrue_PHY_VERIFICATION
This symbol is defined as 1. Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
This commit is contained in:
parent
4a969a1ae9
commit
af84d3c9c6
2 changed files with 1 additions and 20 deletions
|
@ -344,30 +344,14 @@ storePwrIndexDiffRateOffset(
|
||||||
#define PHY_SetMacReg PHY_SetBBReg
|
#define PHY_SetMacReg PHY_SetBBReg
|
||||||
#define PHY_QueryMacReg PHY_QueryBBReg
|
#define PHY_QueryMacReg PHY_QueryBBReg
|
||||||
|
|
||||||
|
|
||||||
//
|
|
||||||
// Initialization related function
|
|
||||||
//
|
|
||||||
/* MAC/BB/RF HAL config */
|
|
||||||
//extern s32 PHY_MACConfig8723(struct adapter *padapter);
|
|
||||||
//s32 PHY_BBConfig8723(struct adapter *padapter);
|
|
||||||
//s32 PHY_RFConfig8723(struct adapter *padapter);
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
//==================================================================
|
//==================================================================
|
||||||
// Note: If SIC_ENABLE under PCIE, because of the slow operation
|
// Note: If SIC_ENABLE under PCIE, because of the slow operation
|
||||||
// you should
|
// you should
|
||||||
// 2) "#define RTL8723_FPGA_VERIFICATION 1" in Precomp.h.WlanE.Windows
|
// 2) "#define RTL8723_FPGA_VERIFICATION 1" in Precomp.h.WlanE.Windows
|
||||||
// 3) "#define RTL8190_Download_Firmware_From_Header 0" in Precomp.h.WlanE.Windows if needed.
|
// 3) "#define RTL8190_Download_Firmware_From_Header 0" in Precomp.h.WlanE.Windows if needed.
|
||||||
//
|
//
|
||||||
#if (RTL8188E_SUPPORT == 1) && (RTL8188E_FPGAtrue_PHY_VERIFICATION == 1)
|
|
||||||
#define SIC_ENABLE 1
|
|
||||||
#define SIC_HW_SUPPORT 1
|
|
||||||
#else
|
|
||||||
#define SIC_ENABLE 0
|
#define SIC_ENABLE 0
|
||||||
#define SIC_HW_SUPPORT 0
|
#define SIC_HW_SUPPORT 0
|
||||||
#endif
|
|
||||||
//==================================================================
|
//==================================================================
|
||||||
|
|
||||||
|
|
||||||
|
|
|
@ -17,9 +17,6 @@
|
||||||
*
|
*
|
||||||
*
|
*
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
//***** temporarily flag *******
|
|
||||||
|
|
||||||
#define RTL8188E_FPGAtrue_PHY_VERIFICATION 0
|
|
||||||
|
|
||||||
//***** temporarily flag *******
|
//***** temporarily flag *******
|
||||||
/*
|
/*
|
||||||
|
|
Loading…
Reference in a new issue