mirror of
https://github.com/lwfinger/rtl8188eu.git
synced 2025-05-08 22:43:04 +00:00
rtl8188eu: Remove C90 comments from include/*.h
Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
This commit is contained in:
parent
e2285839e9
commit
b2720d8002
73 changed files with 3323 additions and 3402 deletions
|
@ -50,7 +50,7 @@
|
|||
#define _IO_WAIT_COMPLETE 1
|
||||
#define _IO_WAIT_RSP 2
|
||||
|
||||
// IO COMMAND TYPE
|
||||
/* IO COMMAND TYPE */
|
||||
#define _IOSZ_MASK_ (0x7F)
|
||||
#define _IO_WRITE_ BIT(7)
|
||||
#define _IO_FIXED_ BIT(8)
|
||||
|
@ -69,7 +69,7 @@
|
|||
|
||||
|
||||
|
||||
// IO STATUS TYPE
|
||||
/* IO STATUS TYPE */
|
||||
#define _IO_ERR_ BIT(2)
|
||||
#define _IO_SUCCESS_ BIT(1)
|
||||
#define _IO_DONE_ BIT(0)
|
||||
|
@ -102,9 +102,9 @@
|
|||
|
||||
|
||||
|
||||
//below is for the intf_option bit defition...
|
||||
/* below is for the intf_option bit defition... */
|
||||
|
||||
#define _INTF_ASYNC_ BIT(0) //support async io
|
||||
#define _INTF_ASYNC_ BIT(0) /* support async io */
|
||||
|
||||
struct intf_priv;
|
||||
struct intf_hdl;
|
||||
|
@ -158,7 +158,7 @@ struct io_req {
|
|||
struct intf_hdl {
|
||||
|
||||
struct adapter *padapter;
|
||||
struct dvobj_priv *pintf_dev;// pointer to &(padapter->dvobjpriv);
|
||||
struct dvobj_priv *pintf_dev;/* pointer to &(padapter->dvobjpriv); */
|
||||
|
||||
struct _io_ops io_ops;
|
||||
|
||||
|
@ -168,34 +168,34 @@ struct reg_protocol_rd {
|
|||
|
||||
#ifdef __LITTLE_ENDIAN
|
||||
|
||||
//DW1
|
||||
/* DW1 */
|
||||
u32 NumOfTrans:4;
|
||||
u32 Reserved1:4;
|
||||
u32 Reserved2:24;
|
||||
//DW2
|
||||
/* DW2 */
|
||||
u32 ByteCount:7;
|
||||
u32 WriteEnable:1; //0:read, 1:write
|
||||
u32 FixOrContinuous:1; //0:continuous, 1: Fix
|
||||
u32 WriteEnable:1; /* 0:read, 1:write */
|
||||
u32 FixOrContinuous:1; /* 0:continuous, 1: Fix */
|
||||
u32 BurstMode:1;
|
||||
u32 Byte1Access:1;
|
||||
u32 Byte2Access:1;
|
||||
u32 Byte4Access:1;
|
||||
u32 Reserved3:3;
|
||||
u32 Reserved4:16;
|
||||
//DW3
|
||||
/* DW3 */
|
||||
u32 BusAddress;
|
||||
//DW4
|
||||
//u32 Value;
|
||||
/* DW4 */
|
||||
/* u32 Value; */
|
||||
#else
|
||||
|
||||
|
||||
//DW1
|
||||
/* DW1 */
|
||||
u32 Reserved1 :4;
|
||||
u32 NumOfTrans :4;
|
||||
|
||||
u32 Reserved2 :24;
|
||||
|
||||
//DW2
|
||||
/* DW2 */
|
||||
u32 WriteEnable : 1;
|
||||
u32 ByteCount :7;
|
||||
|
||||
|
@ -210,11 +210,11 @@ struct reg_protocol_rd {
|
|||
|
||||
u32 Reserved4 : 16;
|
||||
|
||||
//DW3
|
||||
/* DW3 */
|
||||
u32 BusAddress;
|
||||
|
||||
//DW4
|
||||
//u32 Value;
|
||||
/* DW4 */
|
||||
/* u32 Value; */
|
||||
|
||||
#endif
|
||||
|
||||
|
@ -226,33 +226,33 @@ struct reg_protocol_wt {
|
|||
|
||||
#ifdef __LITTLE_ENDIAN
|
||||
|
||||
//DW1
|
||||
/* DW1 */
|
||||
u32 NumOfTrans:4;
|
||||
u32 Reserved1:4;
|
||||
u32 Reserved2:24;
|
||||
//DW2
|
||||
/* DW2 */
|
||||
u32 ByteCount:7;
|
||||
u32 WriteEnable:1; //0:read, 1:write
|
||||
u32 FixOrContinuous:1; //0:continuous, 1: Fix
|
||||
u32 WriteEnable:1; /* 0:read, 1:write */
|
||||
u32 FixOrContinuous:1; /* 0:continuous, 1: Fix */
|
||||
u32 BurstMode:1;
|
||||
u32 Byte1Access:1;
|
||||
u32 Byte2Access:1;
|
||||
u32 Byte4Access:1;
|
||||
u32 Reserved3:3;
|
||||
u32 Reserved4:16;
|
||||
//DW3
|
||||
/* DW3 */
|
||||
u32 BusAddress;
|
||||
//DW4
|
||||
/* DW4 */
|
||||
u32 Value;
|
||||
|
||||
#else
|
||||
//DW1
|
||||
/* DW1 */
|
||||
u32 Reserved1 :4;
|
||||
u32 NumOfTrans :4;
|
||||
|
||||
u32 Reserved2 :24;
|
||||
|
||||
//DW2
|
||||
/* DW2 */
|
||||
u32 WriteEnable : 1;
|
||||
u32 ByteCount :7;
|
||||
|
||||
|
@ -266,10 +266,10 @@ struct reg_protocol_wt {
|
|||
|
||||
u32 Reserved4 : 16;
|
||||
|
||||
//DW3
|
||||
/* DW3 */
|
||||
u32 BusAddress;
|
||||
|
||||
//DW4
|
||||
/* DW4 */
|
||||
u32 Value;
|
||||
|
||||
#endif
|
||||
|
@ -288,9 +288,9 @@ Below is the data structure used by _io_handler
|
|||
struct io_queue {
|
||||
spinlock_t lock;
|
||||
struct list_head free_ioreqs;
|
||||
struct list_head pending; //The io_req list that will be served in the single protocol read/write.
|
||||
struct list_head pending; /* The io_req list that will be served in the single protocol read/write. */
|
||||
struct list_head processing;
|
||||
u8 *free_ioreqs_buf; // 4-byte aligned
|
||||
u8 *free_ioreqs_buf; /* 4-byte aligned */
|
||||
u8 *pallocated_free_ioreqs_buf;
|
||||
struct intf_hdl intf;
|
||||
};
|
||||
|
@ -372,7 +372,7 @@ extern int dbg_rtw_writeN(struct adapter *adapter, u32 addr ,u32 length , u8 *da
|
|||
#define rtw_write_port(adapter, addr, cnt, mem) _rtw_write_port(adapter, addr, cnt, mem)
|
||||
#define rtw_write_port_and_wait(adapter, addr, cnt, mem, timeout_ms) _rtw_write_port_and_wait((adapter), (addr), (cnt), (mem), (timeout_ms))
|
||||
#define rtw_write_port_cancel(adapter) _rtw_write_port_cancel(adapter)
|
||||
#else //DBG_IO
|
||||
#else /* DBG_IO */
|
||||
#define rtw_read8(adapter, addr) _rtw_read8((adapter), (addr))
|
||||
#define rtw_read16(adapter, addr) _rtw_read16((adapter), (addr))
|
||||
#define rtw_read32(adapter, addr) _rtw_read32((adapter), (addr))
|
||||
|
@ -393,11 +393,11 @@ extern int dbg_rtw_writeN(struct adapter *adapter, u32 addr ,u32 length , u8 *da
|
|||
#define rtw_write_port(adapter, addr, cnt, mem) _rtw_write_port((adapter), (addr), (cnt), (mem))
|
||||
#define rtw_write_port_and_wait(adapter, addr, cnt, mem, timeout_ms) _rtw_write_port_and_wait((adapter), (addr), (cnt), (mem), (timeout_ms))
|
||||
#define rtw_write_port_cancel(adapter) _rtw_write_port_cancel((adapter))
|
||||
#endif //DBG_IO
|
||||
#endif /* DBG_IO */
|
||||
|
||||
extern void rtw_write_scsi(struct adapter *adapter, u32 cnt, u8 *pmem);
|
||||
|
||||
//ioreq
|
||||
/* ioreq */
|
||||
extern void ioreq_read8(struct adapter *adapter, u32 addr, u8 *pval);
|
||||
extern void ioreq_read16(struct adapter *adapter, u32 addr, u16 *pval);
|
||||
extern void ioreq_read32(struct adapter *adapter, u32 addr, u32 *pval);
|
||||
|
@ -469,4 +469,4 @@ extern void dev_power_down(struct adapter * Adapter, u8 bpwrup);
|
|||
#define PlatformEFIORead4Byte(_a,_b) \
|
||||
rtw_read32(_a,_b)
|
||||
|
||||
#endif //_RTL8711_IO_H_
|
||||
#endif /* _RTL8711_IO_H_ */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue