mirror of
https://github.com/lwfinger/rtl8188eu.git
synced 2024-11-25 05:53:41 +00:00
rtl8188eu: Remove SIC_ENABLE and SIC_HW_SUPPORT - neither selected
Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
This commit is contained in:
Larry Finger
parent
e5e7596841
commit
caeea00c03
2 changed files with 0 additions and 220 deletions
|
|
@ -76,177 +76,6 @@ phy_CalculateBitShift(
|
||||||
return (i);
|
return (i);
|
||||||
}
|
}
|
||||||
|
|
||||||
#if (SIC_ENABLE == 1)
|
|
||||||
static bool
|
|
||||||
sic_IsSICReady(
|
|
||||||
struct adapter * Adapter
|
|
||||||
)
|
|
||||||
{
|
|
||||||
bool bRet=false;
|
|
||||||
u32 retryCnt=0;
|
|
||||||
u8 sic_cmd=0xff;
|
|
||||||
|
|
||||||
while (1)
|
|
||||||
{
|
|
||||||
if (retryCnt++ >= SIC_MAX_POLL_CNT)
|
|
||||||
{
|
|
||||||
return false;
|
|
||||||
}
|
|
||||||
|
|
||||||
sic_cmd = rtw_read8(Adapter, SIC_CMD_REG);
|
|
||||||
#if (SIC_HW_SUPPORT == 1)
|
|
||||||
sic_cmd &= 0xf0; /* [7:4] */
|
|
||||||
#endif
|
|
||||||
if (sic_cmd == SIC_CMD_READY)
|
|
||||||
return true;
|
|
||||||
else
|
|
||||||
{
|
|
||||||
rtw_msleep_os(1);
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
return bRet;
|
|
||||||
}
|
|
||||||
|
|
||||||
static u32
|
|
||||||
sic_Read4Byte(
|
|
||||||
void * Adapter,
|
|
||||||
u32 offset
|
|
||||||
)
|
|
||||||
{
|
|
||||||
u32 u4ret=0xffffffff;
|
|
||||||
#if RTL8188E_SUPPORT == 1
|
|
||||||
u8 retry = 0;
|
|
||||||
#endif
|
|
||||||
|
|
||||||
if (sic_IsSICReady(Adapter))
|
|
||||||
{
|
|
||||||
#if (SIC_HW_SUPPORT == 1)
|
|
||||||
rtw_write8(Adapter, SIC_CMD_REG, SIC_CMD_PREREAD);
|
|
||||||
#endif
|
|
||||||
rtw_write8(Adapter, SIC_ADDR_REG, (u8)(offset&0xff));
|
|
||||||
rtw_write8(Adapter, SIC_ADDR_REG+1, (u8)((offset&0xff00)>>8));
|
|
||||||
rtw_write8(Adapter, SIC_CMD_REG, SIC_CMD_READ);
|
|
||||||
|
|
||||||
#if RTL8188E_SUPPORT == 1
|
|
||||||
retry = 4;
|
|
||||||
while (retry--){
|
|
||||||
rtw_udelay_os(50);
|
|
||||||
}
|
|
||||||
#else
|
|
||||||
rtw_udelay_os(200);
|
|
||||||
#endif
|
|
||||||
|
|
||||||
if (sic_IsSICReady(Adapter))
|
|
||||||
u4ret = rtw_read32(Adapter, SIC_DATA_REG);
|
|
||||||
}
|
|
||||||
|
|
||||||
return u4ret;
|
|
||||||
}
|
|
||||||
|
|
||||||
static void
|
|
||||||
sic_Write4Byte(
|
|
||||||
void * Adapter,
|
|
||||||
u32 offset,
|
|
||||||
u32 data
|
|
||||||
)
|
|
||||||
{
|
|
||||||
#if RTL8188E_SUPPORT == 1
|
|
||||||
u8 retry = 6;
|
|
||||||
#endif
|
|
||||||
if (sic_IsSICReady(Adapter))
|
|
||||||
{
|
|
||||||
#if (SIC_HW_SUPPORT == 1)
|
|
||||||
rtw_write8(Adapter, SIC_CMD_REG, SIC_CMD_PREWRITE);
|
|
||||||
#endif
|
|
||||||
rtw_write8(Adapter, SIC_ADDR_REG, (u8)(offset&0xff));
|
|
||||||
rtw_write8(Adapter, SIC_ADDR_REG+1, (u8)((offset&0xff00)>>8));
|
|
||||||
rtw_write32(Adapter, SIC_DATA_REG, (u32)data);
|
|
||||||
rtw_write8(Adapter, SIC_CMD_REG, SIC_CMD_WRITE);
|
|
||||||
#if RTL8188E_SUPPORT == 1
|
|
||||||
while (retry--){
|
|
||||||
rtw_udelay_os(50);
|
|
||||||
}
|
|
||||||
#else
|
|
||||||
rtw_udelay_os(150);
|
|
||||||
#endif
|
|
||||||
|
|
||||||
}
|
|
||||||
}
|
|
||||||
/* */
|
|
||||||
/* extern function */
|
|
||||||
/* */
|
|
||||||
static void
|
|
||||||
SIC_SetBBReg(
|
|
||||||
struct adapter * Adapter,
|
|
||||||
u32 RegAddr,
|
|
||||||
u32 BitMask,
|
|
||||||
u32 Data
|
|
||||||
)
|
|
||||||
{
|
|
||||||
struct hal_data_8188e *pHalData = GET_HAL_DATA(Adapter);
|
|
||||||
u32 OriginalValue, BitShift;
|
|
||||||
u16 BBWaitCounter = 0;
|
|
||||||
|
|
||||||
/* */
|
|
||||||
/* Critical section start */
|
|
||||||
/* */
|
|
||||||
|
|
||||||
if (BitMask!= bMaskDWord){/* if not "double word" write */
|
|
||||||
OriginalValue = sic_Read4Byte(Adapter, RegAddr);
|
|
||||||
BitShift = phy_CalculateBitShift(BitMask);
|
|
||||||
Data = (((OriginalValue) & (~BitMask)) | (Data << BitShift));
|
|
||||||
}
|
|
||||||
|
|
||||||
sic_Write4Byte(Adapter, RegAddr, Data);
|
|
||||||
}
|
|
||||||
|
|
||||||
static u32
|
|
||||||
SIC_QueryBBReg(
|
|
||||||
struct adapter * Adapter,
|
|
||||||
u32 RegAddr,
|
|
||||||
u32 BitMask
|
|
||||||
)
|
|
||||||
{
|
|
||||||
struct hal_data_8188e *pHalData = GET_HAL_DATA(Adapter);
|
|
||||||
u32 ReturnValue = 0, OriginalValue, BitShift;
|
|
||||||
u16 BBWaitCounter = 0;
|
|
||||||
|
|
||||||
OriginalValue = sic_Read4Byte(Adapter, RegAddr);
|
|
||||||
BitShift = phy_CalculateBitShift(BitMask);
|
|
||||||
ReturnValue = (OriginalValue & BitMask) >> BitShift;
|
|
||||||
|
|
||||||
return (ReturnValue);
|
|
||||||
}
|
|
||||||
|
|
||||||
void
|
|
||||||
SIC_Init(
|
|
||||||
struct adapter * Adapter
|
|
||||||
)
|
|
||||||
{
|
|
||||||
/* Here we need to write 0x1b8~0x1bf = 0 after fw is downloaded */
|
|
||||||
/* because for 8723E at beginning 0x1b8=0x1e, that will cause */
|
|
||||||
/* sic always not be ready */
|
|
||||||
#if (SIC_HW_SUPPORT == 1)
|
|
||||||
rtw_write8(Adapter, SIC_INIT_REG, SIC_INIT_VAL);
|
|
||||||
rtw_write8(Adapter, SIC_CMD_REG, SIC_CMD_INIT);
|
|
||||||
#else
|
|
||||||
rtw_write32(Adapter, SIC_CMD_REG, 0);
|
|
||||||
rtw_write32(Adapter, SIC_CMD_REG+4, 0);
|
|
||||||
#endif
|
|
||||||
}
|
|
||||||
|
|
||||||
static bool
|
|
||||||
SIC_LedOff(
|
|
||||||
struct adapter * Adapter
|
|
||||||
)
|
|
||||||
{
|
|
||||||
/* When SIC is enabled, led pin will be used as debug pin, */
|
|
||||||
/* so don't execute led function when SIC is enabled. */
|
|
||||||
return true;
|
|
||||||
}
|
|
||||||
#endif
|
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* Function: PHY_QueryBBReg
|
* Function: PHY_QueryBBReg
|
||||||
*
|
*
|
||||||
|
|
@ -271,14 +100,9 @@ rtl8188e_PHY_QueryBBReg(
|
||||||
u32 ReturnValue = 0, OriginalValue, BitShift;
|
u32 ReturnValue = 0, OriginalValue, BitShift;
|
||||||
u16 BBWaitCounter = 0;
|
u16 BBWaitCounter = 0;
|
||||||
|
|
||||||
#if (SIC_ENABLE == 1)
|
|
||||||
return SIC_QueryBBReg(Adapter, RegAddr, BitMask);
|
|
||||||
#endif
|
|
||||||
|
|
||||||
OriginalValue = rtw_read32(Adapter, RegAddr);
|
OriginalValue = rtw_read32(Adapter, RegAddr);
|
||||||
BitShift = phy_CalculateBitShift(BitMask);
|
BitShift = phy_CalculateBitShift(BitMask);
|
||||||
ReturnValue = (OriginalValue & BitMask) >> BitShift;
|
ReturnValue = (OriginalValue & BitMask) >> BitShift;
|
||||||
|
|
||||||
return (ReturnValue);
|
return (ReturnValue);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
@ -312,11 +136,6 @@ rtl8188e_PHY_SetBBReg(
|
||||||
struct hal_data_8188e *pHalData = GET_HAL_DATA(Adapter);
|
struct hal_data_8188e *pHalData = GET_HAL_DATA(Adapter);
|
||||||
u32 OriginalValue, BitShift;
|
u32 OriginalValue, BitShift;
|
||||||
|
|
||||||
#if (SIC_ENABLE == 1)
|
|
||||||
SIC_SetBBReg(Adapter, RegAddr, BitMask, Data);
|
|
||||||
return;
|
|
||||||
#endif
|
|
||||||
|
|
||||||
if (BitMask!= bMaskDWord){/* if not "double word" write */
|
if (BitMask!= bMaskDWord){/* if not "double word" write */
|
||||||
OriginalValue = rtw_read32(Adapter, RegAddr);
|
OriginalValue = rtw_read32(Adapter, RegAddr);
|
||||||
BitShift = phy_CalculateBitShift(BitMask);
|
BitShift = phy_CalculateBitShift(BitMask);
|
||||||
|
|
|
||||||
|
|
@ -308,45 +308,12 @@ storePwrIndexDiffRateOffset(
|
||||||
|
|
||||||
|
|
||||||
//==================================================================
|
//==================================================================
|
||||||
// Note: If SIC_ENABLE under PCIE, because of the slow operation
|
|
||||||
// you should
|
|
||||||
// 2) "#define RTL8723_FPGA_VERIFICATION 1" in Precomp.h.WlanE.Windows
|
|
||||||
// 3) "#define RTL8190_Download_Firmware_From_Header 0" in Precomp.h.WlanE.Windows if needed.
|
|
||||||
//
|
|
||||||
#define SIC_ENABLE 0
|
|
||||||
#define SIC_HW_SUPPORT 0
|
#define SIC_HW_SUPPORT 0
|
||||||
//==================================================================
|
//==================================================================
|
||||||
|
|
||||||
|
|
||||||
#define SIC_MAX_POLL_CNT 5
|
#define SIC_MAX_POLL_CNT 5
|
||||||
|
|
||||||
#if (SIC_HW_SUPPORT == 1)
|
|
||||||
#define SIC_CMD_READY 0
|
|
||||||
#define SIC_CMD_PREWRITE 0x1
|
|
||||||
#if (RTL8188E_SUPPORT == 1)
|
|
||||||
#define SIC_CMD_WRITE 0x40
|
|
||||||
#define SIC_CMD_PREREAD 0x2
|
|
||||||
#define SIC_CMD_READ 0x80
|
|
||||||
#define SIC_CMD_INIT 0xf0
|
|
||||||
#define SIC_INIT_VAL 0xff
|
|
||||||
|
|
||||||
#define SIC_INIT_REG 0x1b7
|
|
||||||
#define SIC_CMD_REG 0x1EB // 1byte
|
|
||||||
#define SIC_ADDR_REG 0x1E8 // 1b4~1b5, 2 bytes
|
|
||||||
#define SIC_DATA_REG 0x1EC // 1b0~1b3
|
|
||||||
#else
|
|
||||||
#define SIC_CMD_WRITE 0x11
|
|
||||||
#define SIC_CMD_PREREAD 0x2
|
|
||||||
#define SIC_CMD_READ 0x12
|
|
||||||
#define SIC_CMD_INIT 0x1f
|
|
||||||
#define SIC_INIT_VAL 0xff
|
|
||||||
|
|
||||||
#define SIC_INIT_REG 0x1b7
|
|
||||||
#define SIC_CMD_REG 0x1b6 // 1byte
|
|
||||||
#define SIC_ADDR_REG 0x1b4 // 1b4~1b5, 2 bytes
|
|
||||||
#define SIC_DATA_REG 0x1b0 // 1b0~1b3
|
|
||||||
#endif
|
|
||||||
#else
|
|
||||||
#define SIC_CMD_READY 0
|
#define SIC_CMD_READY 0
|
||||||
#define SIC_CMD_WRITE 1
|
#define SIC_CMD_WRITE 1
|
||||||
#define SIC_CMD_READ 2
|
#define SIC_CMD_READ 2
|
||||||
|
|
@ -360,11 +327,5 @@ storePwrIndexDiffRateOffset(
|
||||||
#define SIC_ADDR_REG 0x1b9 // 1b9~1ba, 2 bytes
|
#define SIC_ADDR_REG 0x1b9 // 1b9~1ba, 2 bytes
|
||||||
#define SIC_DATA_REG 0x1bc // 1bc~1bf
|
#define SIC_DATA_REG 0x1bc // 1bc~1bf
|
||||||
#endif
|
#endif
|
||||||
#endif
|
|
||||||
|
|
||||||
#if (SIC_ENABLE == 1)
|
|
||||||
void SIC_Init(struct adapter * Adapter);
|
|
||||||
#endif
|
|
||||||
|
|
||||||
|
|
||||||
#endif // __INC_HAL8192CPHYCFG_H
|
#endif // __INC_HAL8192CPHYCFG_H
|
||||||
|
|
|
||||||
Loading…
Reference in a new issue