mirror of
https://github.com/lwfinger/rtl8188eu.git
synced 2024-11-10 07:29:40 +00:00
132 lines
4.4 KiB
C
132 lines
4.4 KiB
C
/******************************************************************************
|
|
*
|
|
* Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of version 2 of the GNU General Public License as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
|
|
*
|
|
*
|
|
******************************************************************************/
|
|
/*++
|
|
Copyright (c) Realtek Semiconductor Corp. All rights reserved.
|
|
|
|
Module Name:
|
|
HalPwrSeqCmd.c
|
|
|
|
Abstract:
|
|
Implement HW Power sequence configuration CMD handling routine for Realtek devices.
|
|
|
|
Major Change History:
|
|
When Who What
|
|
---------- --------------- -------------------------------
|
|
2011-10-26 Lucas Modify to be compatible with SD4-CE driver.
|
|
2011-07-07 Roger Create.
|
|
|
|
--*/
|
|
|
|
#include <HalPwrSeqCmd.h>
|
|
|
|
/* Description: */
|
|
/* This routine deals with the Power Configuration CMDs parsing
|
|
* for RTL8723/RTL8188E Series IC.
|
|
* Assumption:
|
|
* We should follow specific format which was released from HW SD.
|
|
*/
|
|
u8 HalPwrSeqCmdParsing(struct adapter *padapter, u8 cut_vers, u8 fab_vers,
|
|
u8 ifacetype, struct wl_pwr_cfg pwrseqcmd[])
|
|
{
|
|
struct wl_pwr_cfg pwrcfgcmd = {0};
|
|
u8 poll_bit = false;
|
|
u32 aryidx = 0;
|
|
u8 value = 0;
|
|
u32 offset = 0;
|
|
u32 poll_count = 0; /* polling autoload done. */
|
|
u32 max_poll_count = 5000;
|
|
|
|
do {
|
|
pwrcfgcmd = pwrseqcmd[aryidx];
|
|
|
|
RT_TRACE(_module_hal_init_c_ , _drv_info_,
|
|
("HalPwrSeqCmdParsing: offset(%#x) cut_msk(%#x) fab_msk(%#x) interface_msk(%#x) base(%#x) cmd(%#x) msk(%#x) value(%#x)\n",
|
|
GET_PWR_CFG_OFFSET(pwrcfgcmd),
|
|
GET_PWR_CFG_CUT_MASK(pwrcfgcmd),
|
|
GET_PWR_CFG_FAB_MASK(pwrcfgcmd),
|
|
GET_PWR_CFG_INTF_MASK(pwrcfgcmd),
|
|
GET_PWR_CFG_BASE(pwrcfgcmd),
|
|
GET_PWR_CFG_CMD(pwrcfgcmd),
|
|
GET_PWR_CFG_MASK(pwrcfgcmd),
|
|
GET_PWR_CFG_VALUE(pwrcfgcmd)));
|
|
|
|
/* 2 Only Handle the command whose FAB, CUT, and Interface are matched */
|
|
if ((GET_PWR_CFG_FAB_MASK(pwrcfgcmd) & fab_vers) &&
|
|
(GET_PWR_CFG_CUT_MASK(pwrcfgcmd) & cut_vers) &&
|
|
(GET_PWR_CFG_INTF_MASK(pwrcfgcmd) & ifacetype)) {
|
|
switch (GET_PWR_CFG_CMD(pwrcfgcmd)) {
|
|
case PWR_CMD_READ:
|
|
RT_TRACE(_module_hal_init_c_ , _drv_info_, ("HalPwrSeqCmdParsing: PWR_CMD_READ\n"));
|
|
break;
|
|
case PWR_CMD_WRITE:
|
|
RT_TRACE(_module_hal_init_c_ , _drv_info_, ("HalPwrSeqCmdParsing: PWR_CMD_WRITE\n"));
|
|
offset = GET_PWR_CFG_OFFSET(pwrcfgcmd);
|
|
|
|
/* Read the value from system register */
|
|
value = rtw_read8(padapter, offset);
|
|
|
|
value &= ~(GET_PWR_CFG_MASK(pwrcfgcmd));
|
|
value |= (GET_PWR_CFG_VALUE(pwrcfgcmd) & GET_PWR_CFG_MASK(pwrcfgcmd));
|
|
|
|
/* Write the value back to system register */
|
|
rtw_write8(padapter, offset, value);
|
|
break;
|
|
case PWR_CMD_POLLING:
|
|
RT_TRACE(_module_hal_init_c_ , _drv_info_, ("HalPwrSeqCmdParsing: PWR_CMD_POLLING\n"));
|
|
|
|
poll_bit = false;
|
|
offset = GET_PWR_CFG_OFFSET(pwrcfgcmd);
|
|
do {
|
|
value = rtw_read8(padapter, offset);
|
|
|
|
value &= GET_PWR_CFG_MASK(pwrcfgcmd);
|
|
if (value == (GET_PWR_CFG_VALUE(pwrcfgcmd) & GET_PWR_CFG_MASK(pwrcfgcmd)))
|
|
poll_bit = true;
|
|
else
|
|
rtw_udelay_os(10);
|
|
|
|
if (poll_count++ > max_poll_count) {
|
|
DBG_88E("Fail to polling Offset[%#x]\n", offset);
|
|
return false;
|
|
}
|
|
} while (!poll_bit);
|
|
break;
|
|
case PWR_CMD_DELAY:
|
|
RT_TRACE(_module_hal_init_c_ , _drv_info_, ("HalPwrSeqCmdParsing: PWR_CMD_DELAY\n"));
|
|
if (GET_PWR_CFG_VALUE(pwrcfgcmd) == PWRSEQ_DELAY_US)
|
|
rtw_udelay_os(GET_PWR_CFG_OFFSET(pwrcfgcmd));
|
|
else
|
|
rtw_udelay_os(GET_PWR_CFG_OFFSET(pwrcfgcmd)*1000);
|
|
break;
|
|
case PWR_CMD_END:
|
|
/* When this command is parsed, end the process */
|
|
RT_TRACE(_module_hal_init_c_ , _drv_info_, ("HalPwrSeqCmdParsing: PWR_CMD_END\n"));
|
|
return true;
|
|
break;
|
|
default:
|
|
RT_TRACE(_module_hal_init_c_ , _drv_err_, ("HalPwrSeqCmdParsing: Unknown CMD!!\n"));
|
|
break;
|
|
}
|
|
}
|
|
|
|
aryidx++;/* Add Array Index */
|
|
} while (1);
|
|
return true;
|
|
}
|