mirror of
https://github.com/lwfinger/rtl8188eu.git
synced 2024-11-22 12:33:40 +00:00
19db43ecbd
This driver was added to the kernel with version 3.12. The changes in that version are now brought back to the GitHub repo. Essentually all of the code is updated. Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
387 lines
12 KiB
C
387 lines
12 KiB
C
/******************************************************************************
|
|
*
|
|
* Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of version 2 of the GNU General Public License as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
|
|
*
|
|
*
|
|
******************************************************************************/
|
|
|
|
#ifndef _RTW_IO_H_
|
|
#define _RTW_IO_H_
|
|
|
|
#include <osdep_service.h>
|
|
#include <osdep_intf.h>
|
|
|
|
#include <asm/byteorder.h>
|
|
#include <linux/semaphore.h>
|
|
#include <linux/list.h>
|
|
#include <linux/spinlock.h>
|
|
#include <linux/atomic.h>
|
|
|
|
#include <linux/usb.h>
|
|
#include <linux/usb/ch9.h>
|
|
|
|
#define rtw_usb_buffer_alloc(dev, size, dma) \
|
|
usb_alloc_coherent((dev), (size), (in_interrupt() ? \
|
|
GFP_ATOMIC : GFP_KERNEL), (dma))
|
|
#define rtw_usb_buffer_free(dev, size, addr, dma) \
|
|
usb_free_coherent((dev), (size), (addr), (dma))
|
|
|
|
#define NUM_IOREQ 8
|
|
|
|
#define MAX_PROT_SZ (64-16)
|
|
|
|
#define _IOREADY 0
|
|
#define _IO_WAIT_COMPLETE 1
|
|
#define _IO_WAIT_RSP 2
|
|
|
|
/* IO COMMAND TYPE */
|
|
#define _IOSZ_MASK_ (0x7F)
|
|
#define _IO_WRITE_ BIT(7)
|
|
#define _IO_FIXED_ BIT(8)
|
|
#define _IO_BURST_ BIT(9)
|
|
#define _IO_BYTE_ BIT(10)
|
|
#define _IO_HW_ BIT(11)
|
|
#define _IO_WORD_ BIT(12)
|
|
#define _IO_SYNC_ BIT(13)
|
|
#define _IO_CMDMASK_ (0x1F80)
|
|
|
|
/*
|
|
For prompt mode accessing, caller shall free io_req
|
|
Otherwise, io_handler will free io_req
|
|
*/
|
|
|
|
/* IO STATUS TYPE */
|
|
#define _IO_ERR_ BIT(2)
|
|
#define _IO_SUCCESS_ BIT(1)
|
|
#define _IO_DONE_ BIT(0)
|
|
|
|
#define IO_RD32 (_IO_SYNC_ | _IO_WORD_)
|
|
#define IO_RD16 (_IO_SYNC_ | _IO_HW_)
|
|
#define IO_RD8 (_IO_SYNC_ | _IO_BYTE_)
|
|
|
|
#define IO_RD32_ASYNC (_IO_WORD_)
|
|
#define IO_RD16_ASYNC (_IO_HW_)
|
|
#define IO_RD8_ASYNC (_IO_BYTE_)
|
|
|
|
#define IO_WR32 (_IO_WRITE_ | _IO_SYNC_ | _IO_WORD_)
|
|
#define IO_WR16 (_IO_WRITE_ | _IO_SYNC_ | _IO_HW_)
|
|
#define IO_WR8 (_IO_WRITE_ | _IO_SYNC_ | _IO_BYTE_)
|
|
|
|
#define IO_WR32_ASYNC (_IO_WRITE_ | _IO_WORD_)
|
|
#define IO_WR16_ASYNC (_IO_WRITE_ | _IO_HW_)
|
|
#define IO_WR8_ASYNC (_IO_WRITE_ | _IO_BYTE_)
|
|
|
|
/*
|
|
Only Sync. burst accessing is provided.
|
|
*/
|
|
|
|
#define IO_WR_BURST(x) \
|
|
(_IO_WRITE_ | _IO_SYNC_ | _IO_BURST_ | ((x) & _IOSZ_MASK_))
|
|
#define IO_RD_BURST(x) \
|
|
(_IO_SYNC_ | _IO_BURST_ | ((x) & _IOSZ_MASK_))
|
|
|
|
/* below is for the intf_option bit defition... */
|
|
|
|
#define _INTF_ASYNC_ BIT(0) /* support async io */
|
|
|
|
struct intf_priv;
|
|
struct intf_hdl;
|
|
struct io_queue;
|
|
|
|
struct _io_ops {
|
|
u8 (*_read8)(struct intf_hdl *pintfhdl, u32 addr);
|
|
u16 (*_read16)(struct intf_hdl *pintfhdl, u32 addr);
|
|
u32 (*_read32)(struct intf_hdl *pintfhdl, u32 addr);
|
|
int (*_write8)(struct intf_hdl *pintfhdl, u32 addr, u8 val);
|
|
int (*_write16)(struct intf_hdl *pintfhdl, u32 addr, u16 val);
|
|
int (*_write32)(struct intf_hdl *pintfhdl, u32 addr, u32 val);
|
|
int (*_writeN)(struct intf_hdl *pintfhdl, u32 addr, u32 length,
|
|
u8 *pdata);
|
|
int (*_write8_async)(struct intf_hdl *pintfhdl, u32 addr, u8 val);
|
|
int (*_write16_async)(struct intf_hdl *pintfhdl, u32 addr, u16 val);
|
|
int (*_write32_async)(struct intf_hdl *pintfhdl, u32 addr, u32 val);
|
|
void (*_read_mem)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt,
|
|
u8 *pmem);
|
|
void (*_write_mem)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt,
|
|
u8 *pmem);
|
|
void (*_sync_irp_protocol_rw)(struct io_queue *pio_q);
|
|
u32 (*_read_interrupt)(struct intf_hdl *pintfhdl, u32 addr);
|
|
u32 (*_read_port)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt,
|
|
u8 *pmem);
|
|
u32 (*_write_port)(struct intf_hdl *pintfhdl, u32 addr, u32 cnt,
|
|
u8 *pmem);
|
|
u32 (*_write_scsi)(struct intf_hdl *pintfhdl,u32 cnt, u8 *pmem);
|
|
void (*_read_port_cancel)(struct intf_hdl *pintfhdl);
|
|
void (*_write_port_cancel)(struct intf_hdl *pintfhdl);
|
|
};
|
|
|
|
struct io_req {
|
|
struct list_head list;
|
|
u32 addr;
|
|
u32 val;
|
|
u32 command;
|
|
u32 status;
|
|
u8 *pbuf;
|
|
struct semaphore sema;
|
|
|
|
void (*_async_io_callback)(struct adapter *padater,
|
|
struct io_req *pio_req, u8 *cnxt);
|
|
u8 *cnxt;
|
|
};
|
|
|
|
struct intf_hdl {
|
|
struct adapter *padapter;
|
|
struct dvobj_priv *pintf_dev;
|
|
struct _io_ops io_ops;
|
|
};
|
|
|
|
struct reg_protocol_rd {
|
|
#ifdef __LITTLE_ENDIAN
|
|
/* DW1 */
|
|
u32 NumOfTrans:4;
|
|
u32 Reserved1:4;
|
|
u32 Reserved2:24;
|
|
/* DW2 */
|
|
u32 ByteCount:7;
|
|
u32 WriteEnable:1; /* 0:read, 1:write */
|
|
u32 FixOrContinuous:1; /* 0:continuous, 1: Fix */
|
|
u32 BurstMode:1;
|
|
u32 Byte1Access:1;
|
|
u32 Byte2Access:1;
|
|
u32 Byte4Access:1;
|
|
u32 Reserved3:3;
|
|
u32 Reserved4:16;
|
|
/* DW3 */
|
|
u32 BusAddress;
|
|
/* DW4 */
|
|
/* u32 Value; */
|
|
#else
|
|
/* DW1 */
|
|
u32 Reserved1:4;
|
|
u32 NumOfTrans:4;
|
|
u32 Reserved2:24;
|
|
/* DW2 */
|
|
u32 WriteEnable:1;
|
|
u32 ByteCount:7;
|
|
u32 Reserved3:3;
|
|
u32 Byte4Access:1;
|
|
|
|
u32 Byte2Access:1;
|
|
u32 Byte1Access:1;
|
|
u32 BurstMode:1;
|
|
u32 FixOrContinuous:1;
|
|
u32 Reserved4:16;
|
|
/* DW3 */
|
|
u32 BusAddress;
|
|
|
|
/* DW4 */
|
|
#endif
|
|
};
|
|
|
|
struct reg_protocol_wt {
|
|
#ifdef __LITTLE_ENDIAN
|
|
/* DW1 */
|
|
u32 NumOfTrans:4;
|
|
u32 Reserved1:4;
|
|
u32 Reserved2:24;
|
|
/* DW2 */
|
|
u32 ByteCount:7;
|
|
u32 WriteEnable:1; /* 0:read, 1:write */
|
|
u32 FixOrContinuous:1; /* 0:continuous, 1: Fix */
|
|
u32 BurstMode:1;
|
|
u32 Byte1Access:1;
|
|
u32 Byte2Access:1;
|
|
u32 Byte4Access:1;
|
|
u32 Reserved3:3;
|
|
u32 Reserved4:16;
|
|
/* DW3 */
|
|
u32 BusAddress;
|
|
/* DW4 */
|
|
u32 Value;
|
|
#else
|
|
/* DW1 */
|
|
u32 Reserved1 :4;
|
|
u32 NumOfTrans:4;
|
|
u32 Reserved2:24;
|
|
/* DW2 */
|
|
u32 WriteEnable:1;
|
|
u32 ByteCount:7;
|
|
u32 Reserved3:3;
|
|
u32 Byte4Access:1;
|
|
u32 Byte2Access:1;
|
|
u32 Byte1Access:1;
|
|
u32 BurstMode:1;
|
|
u32 FixOrContinuous:1;
|
|
u32 Reserved4:16;
|
|
/* DW3 */
|
|
u32 BusAddress;
|
|
/* DW4 */
|
|
u32 Value;
|
|
#endif
|
|
};
|
|
|
|
/*
|
|
Below is the data structure used by _io_handler
|
|
*/
|
|
|
|
struct io_queue {
|
|
spinlock_t lock;
|
|
struct list_head free_ioreqs;
|
|
struct list_head pending; /* The io_req list that will be served
|
|
* in the single protocol read/write.*/
|
|
struct list_head processing;
|
|
u8 *free_ioreqs_buf; /* 4-byte aligned */
|
|
u8 *pallocated_free_ioreqs_buf;
|
|
struct intf_hdl intf;
|
|
};
|
|
|
|
struct io_priv {
|
|
struct adapter *padapter;
|
|
struct intf_hdl intf;
|
|
};
|
|
|
|
uint ioreq_flush(struct adapter *adapter, struct io_queue *ioqueue);
|
|
void sync_ioreq_enqueue(struct io_req *preq,struct io_queue *ioqueue);
|
|
uint sync_ioreq_flush(struct adapter *adapter, struct io_queue *ioqueue);
|
|
uint free_ioreq(struct io_req *preq, struct io_queue *pio_queue);
|
|
struct io_req *alloc_ioreq(struct io_queue *pio_q);
|
|
|
|
uint register_intf_hdl(u8 *dev, struct intf_hdl *pintfhdl);
|
|
void unregister_intf_hdl(struct intf_hdl *pintfhdl);
|
|
|
|
void _rtw_attrib_read(struct adapter *adapter, u32 addr, u32 cnt, u8 *pmem);
|
|
void _rtw_attrib_write(struct adapter *adapter, u32 addr, u32 cnt, u8 *pmem);
|
|
|
|
u8 _rtw_read8(struct adapter *adapter, u32 addr);
|
|
u16 _rtw_read16(struct adapter *adapter, u32 addr);
|
|
u32 _rtw_read32(struct adapter *adapter, u32 addr);
|
|
void _rtw_read_mem(struct adapter *adapter, u32 addr, u32 cnt, u8 *pmem);
|
|
void _rtw_read_port(struct adapter *adapter, u32 addr, u32 cnt, u8 *pmem);
|
|
void _rtw_read_port_cancel(struct adapter *adapter);
|
|
|
|
int _rtw_write8(struct adapter *adapter, u32 addr, u8 val);
|
|
int _rtw_write16(struct adapter *adapter, u32 addr, u16 val);
|
|
int _rtw_write32(struct adapter *adapter, u32 addr, u32 val);
|
|
int _rtw_writeN(struct adapter *adapter, u32 addr, u32 length, u8 *pdata);
|
|
|
|
int _rtw_write8_async(struct adapter *adapter, u32 addr, u8 val);
|
|
int _rtw_write16_async(struct adapter *adapter, u32 addr, u16 val);
|
|
int _rtw_write32_async(struct adapter *adapter, u32 addr, u32 val);
|
|
|
|
void _rtw_write_mem(struct adapter *adapter, u32 addr, u32 cnt, u8 *pmem);
|
|
u32 _rtw_write_port(struct adapter *adapter, u32 addr, u32 cnt, u8 *pmem);
|
|
u32 _rtw_write_port_and_wait(struct adapter *adapter, u32 addr, u32 cnt,
|
|
u8 *pmem, int timeout_ms);
|
|
void _rtw_write_port_cancel(struct adapter *adapter);
|
|
|
|
#define rtw_read8(adapter, addr) _rtw_read8((adapter), (addr))
|
|
#define rtw_read16(adapter, addr) _rtw_read16((adapter), (addr))
|
|
#define rtw_read32(adapter, addr) _rtw_read32((adapter), (addr))
|
|
#define rtw_read_mem(adapter, addr, cnt, mem) \
|
|
_rtw_read_mem((adapter), (addr), (cnt), (mem))
|
|
#define rtw_read_port(adapter, addr, cnt, mem) \
|
|
_rtw_read_port((adapter), (addr), (cnt), (mem))
|
|
#define rtw_read_port_cancel(adapter) _rtw_read_port_cancel((adapter))
|
|
|
|
#define rtw_write8(adapter, addr, val) \
|
|
_rtw_write8((adapter), (addr), (val))
|
|
#define rtw_write16(adapter, addr, val) \
|
|
_rtw_write16((adapter), (addr), (val))
|
|
#define rtw_write32(adapter, addr, val) \
|
|
_rtw_write32((adapter), (addr), (val))
|
|
#define rtw_writeN(adapter, addr, length, data) \
|
|
_rtw_writeN((adapter), (addr), (length), (data))
|
|
#define rtw_write8_async(adapter, addr, val) \
|
|
_rtw_write8_async((adapter), (addr), (val))
|
|
#define rtw_write16_async(adapter, addr, val) \
|
|
_rtw_write16_async((adapter), (addr), (val))
|
|
#define rtw_write32_async(adapter, addr, val) \
|
|
_rtw_write32_async((adapter), (addr), (val))
|
|
#define rtw_write_mem(adapter, addr, cnt, mem) \
|
|
_rtw_write_mem((adapter), (addr), (cnt), (mem))
|
|
#define rtw_write_port(adapter, addr, cnt, mem) \
|
|
_rtw_write_port((adapter), (addr), (cnt), (mem))
|
|
#define rtw_write_port_and_wait(adapter, addr, cnt, mem, timeout_ms) \
|
|
_rtw_write_port_and_wait((adapter), (addr), (cnt), (mem), (timeout_ms))
|
|
#define rtw_write_port_cancel(adapter) _rtw_write_port_cancel((adapter))
|
|
|
|
void rtw_write_scsi(struct adapter *adapter, u32 cnt, u8 *pmem);
|
|
|
|
/* ioreq */
|
|
void ioreq_read8(struct adapter *adapter, u32 addr, u8 *pval);
|
|
void ioreq_read16(struct adapter *adapter, u32 addr, u16 *pval);
|
|
void ioreq_read32(struct adapter *adapter, u32 addr, u32 *pval);
|
|
void ioreq_write8(struct adapter *adapter, u32 addr, u8 val);
|
|
void ioreq_write16(struct adapter *adapter, u32 addr, u16 val);
|
|
void ioreq_write32(struct adapter *adapter, u32 addr, u32 val);
|
|
|
|
uint async_read8(struct adapter *adapter, u32 addr, u8 *pbuff,
|
|
void (*_async_io_callback)(struct adapter *padater,
|
|
struct io_req *pio_req,
|
|
u8 *cnxt), u8 *cnxt);
|
|
uint async_read16(struct adapter *adapter, u32 addr, u8 *pbuff,
|
|
void (*_async_io_callback)(struct adapter *padater,
|
|
struct io_req *pio_req,
|
|
u8 *cnxt), u8 *cnxt);
|
|
uint async_read32(struct adapter *adapter, u32 addr, u8 *pbuff,
|
|
void (*_async_io_callback)(struct adapter *padater,
|
|
struct io_req *pio_req,
|
|
u8 *cnxt), u8 *cnxt);
|
|
|
|
void async_read_mem(struct adapter *adapter, u32 addr, u32 cnt, u8 *pmem);
|
|
void async_read_port(struct adapter *adapter, u32 addr, u32 cnt, u8 *pmem);
|
|
|
|
void async_write8(struct adapter *adapter, u32 addr, u8 val,
|
|
void (*_async_io_callback)(struct adapter *padater,
|
|
struct io_req *pio_req,
|
|
u8 *cnxt), u8 *cnxt);
|
|
void async_write16(struct adapter *adapter, u32 addr, u16 val,
|
|
void (*_async_io_callback)(struct adapter *padater,
|
|
struct io_req *pio_req,
|
|
u8 *cnxt), u8 *cnxt);
|
|
void async_write32(struct adapter *adapter, u32 addr, u32 val,
|
|
void (*_async_io_callback)(struct adapter *padater,
|
|
struct io_req *pio_req,
|
|
u8 *cnxt), u8 *cnxt);
|
|
|
|
void async_write_mem(struct adapter *adapter, u32 addr, u32 cnt, u8 *pmem);
|
|
void async_write_port(struct adapter *adapter, u32 addr, u32 cnt, u8 *pmem);
|
|
|
|
int rtw_init_io_priv(struct adapter *padapter,
|
|
void (*set_intf_ops)(struct _io_ops *pops));
|
|
|
|
uint alloc_io_queue(struct adapter *adapter);
|
|
void free_io_queue(struct adapter *adapter);
|
|
void async_bus_io(struct io_queue *pio_q);
|
|
void bus_sync_io(struct io_queue *pio_q);
|
|
u32 _ioreq2rwmem(struct io_queue *pio_q);
|
|
void dev_power_down(struct adapter * Adapter, u8 bpwrup);
|
|
|
|
#define PlatformEFIOWrite1Byte(_a,_b,_c) \
|
|
rtw_write8(_a,_b,_c)
|
|
#define PlatformEFIOWrite2Byte(_a,_b,_c) \
|
|
rtw_write16(_a,_b,_c)
|
|
#define PlatformEFIOWrite4Byte(_a,_b,_c) \
|
|
rtw_write32(_a,_b,_c)
|
|
|
|
#define PlatformEFIORead1Byte(_a,_b) \
|
|
rtw_read8(_a,_b)
|
|
#define PlatformEFIORead2Byte(_a,_b) \
|
|
rtw_read16(_a,_b)
|
|
#define PlatformEFIORead4Byte(_a,_b) \
|
|
rtw_read32(_a,_b)
|
|
|
|
#endif /* _RTL8711_IO_H_ */
|