mirror of
https://github.com/lwfinger/rtl8188eu.git
synced 2024-11-25 14:03:40 +00:00
91 lines
2.7 KiB
C
91 lines
2.7 KiB
C
|
/******************************************************************************
|
||
|
|
*
|
||
|
|
* Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
|
* under the terms of version 2 of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
||
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||
|
|
* more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License along with
|
||
|
|
* this program; if not, write to the Free Software Foundation, Inc.,
|
||
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
|
||
|
|
*
|
||
|
|
*
|
||
|
|
******************************************************************************/
|
||
|
|
#ifndef __HALPWRSEQCMD_H__
|
||
|
|
#define __HALPWRSEQCMD_H__
|
||
|
|
|
||
|
|
#include <drv_types.h>
|
||
|
|
|
||
|
|
/* The value of cmd: 4 bits */
|
||
|
|
#define PWR_CMD_READ 0x00
|
||
|
|
#define PWR_CMD_WRITE 0x01
|
||
|
|
#define PWR_CMD_POLLING 0x02
|
||
|
|
#define PWR_CMD_DELAY 0x03
|
||
|
|
#define PWR_CMD_END 0x04
|
||
|
|
|
||
|
|
/* The value of base: 4 bits */
|
||
|
|
/* define the base address of each block */
|
||
|
|
#define PWR_BASEADDR_MAC 0x00
|
||
|
|
#define PWR_BASEADDR_USB 0x01
|
||
|
|
#define PWR_BASEADDR_PCIE 0x02
|
||
|
|
#define PWR_BASEADDR_SDIO 0x03
|
||
|
|
|
||
|
|
/* The value of interface_msk: 4 bits */
|
||
|
|
#define PWR_INTF_SDIO_MSK BIT(0)
|
||
|
|
#define PWR_INTF_USB_MSK BIT(1)
|
||
|
|
#define PWR_INTF_PCI_MSK BIT(2)
|
||
|
|
#define PWR_INTF_ALL_MSK (BIT(0)|BIT(1)|BIT(2)|BIT(3))
|
||
|
|
|
||
|
|
/* The value of fab_msk: 4 bits */
|
||
|
|
#define PWR_FAB_TSMC_MSK BIT(0)
|
||
|
|
#define PWR_FAB_UMC_MSK BIT(1)
|
||
|
|
#define PWR_FAB_ALL_MSK (BIT(0)|BIT(1)|BIT(2)|BIT(3))
|
||
|
|
|
||
|
|
/* The value of cut_msk: 8 bits */
|
||
|
|
#define PWR_CUT_TESTCHIP_MSK BIT(0)
|
||
|
|
#define PWR_CUT_A_MSK BIT(1)
|
||
|
|
#define PWR_CUT_B_MSK BIT(2)
|
||
|
|
#define PWR_CUT_C_MSK BIT(3)
|
||
|
|
#define PWR_CUT_D_MSK BIT(4)
|
||
|
|
#define PWR_CUT_E_MSK BIT(5)
|
||
|
|
#define PWR_CUT_F_MSK BIT(6)
|
||
|
|
#define PWR_CUT_G_MSK BIT(7)
|
||
|
|
#define PWR_CUT_ALL_MSK 0xFF
|
||
|
|
|
||
|
|
|
||
|
|
enum pwrseq_cmd_delat_unit {
|
||
|
|
PWRSEQ_DELAY_US,
|
||
|
|
PWRSEQ_DELAY_MS,
|
||
|
|
};
|
||
|
|
|
||
|
|
struct wl_pwr_cfg {
|
||
|
|
u16 offset;
|
||
|
|
u8 cut_msk;
|
||
|
|
u8 fab_msk:4;
|
||
|
|
u8 interface_msk:4;
|
||
|
|
u8 base:4;
|
||
|
|
u8 cmd:4;
|
||
|
|
u8 msk;
|
||
|
|
u8 value;
|
||
|
|
};
|
||
|
|
|
||
|
|
#define GET_PWR_CFG_OFFSET(__PWR_CMD) __PWR_CMD.offset
|
||
|
|
#define GET_PWR_CFG_CUT_MASK(__PWR_CMD) __PWR_CMD.cut_msk
|
||
|
|
#define GET_PWR_CFG_FAB_MASK(__PWR_CMD) __PWR_CMD.fab_msk
|
||
|
|
#define GET_PWR_CFG_INTF_MASK(__PWR_CMD) __PWR_CMD.interface_msk
|
||
|
|
#define GET_PWR_CFG_BASE(__PWR_CMD) __PWR_CMD.base
|
||
|
|
#define GET_PWR_CFG_CMD(__PWR_CMD) __PWR_CMD.cmd
|
||
|
|
#define GET_PWR_CFG_MASK(__PWR_CMD) __PWR_CMD.msk
|
||
|
|
#define GET_PWR_CFG_VALUE(__PWR_CMD) __PWR_CMD.value
|
||
|
|
|
||
|
|
u8 rtl88eu_pwrseqcmdparsing(struct adapter *padapter, u8 cut_vers, u8 fab_vers,
|
||
|
|
u8 ifacetype, struct wl_pwr_cfg pwrcfgCmd[]);
|
||
|
|
|
||
|
|
#endif
|