2013-05-08 21:45:39 +00:00
|
|
|
/******************************************************************************
|
|
|
|
*
|
|
|
|
* Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
|
2013-05-19 04:28:07 +00:00
|
|
|
*
|
2013-05-08 21:45:39 +00:00
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of version 2 of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
* more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along with
|
|
|
|
* this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
|
|
|
|
*
|
|
|
|
*
|
|
|
|
******************************************************************************/
|
|
|
|
#ifndef __ODM_TYPES_H__
|
|
|
|
#define __ODM_TYPES_H__
|
|
|
|
|
|
|
|
//
|
|
|
|
// Define Different SW team support
|
|
|
|
//
|
2013-05-19 04:28:07 +00:00
|
|
|
#define ODM_AP 0x01 //BIT0
|
|
|
|
#define ODM_ADSL 0x02 //BIT1
|
|
|
|
#define ODM_CE 0x04 //BIT2
|
|
|
|
#define ODM_MP 0x08 //BIT3
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-05-19 04:28:07 +00:00
|
|
|
#define RT_PCI_INTERFACE 1
|
|
|
|
#define RT_USB_INTERFACE 2
|
|
|
|
#define RT_SDIO_INTERFACE 3
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-07-26 20:25:06 +00:00
|
|
|
enum HAL_STATUS {
|
2013-05-08 21:45:39 +00:00
|
|
|
HAL_STATUS_SUCCESS,
|
|
|
|
HAL_STATUS_FAILURE,
|
2013-07-26 20:25:06 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
enum RT_SPINLOCK_TYPE {
|
2013-05-08 21:45:39 +00:00
|
|
|
RT_TEMP =1,
|
2013-07-26 20:25:06 +00:00
|
|
|
};
|
2013-05-19 04:28:07 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#include <basic_types.h>
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#define u1Byte u8
|
|
|
|
#define pu1Byte u8*
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#define u2Byte u16
|
|
|
|
#define pu2Byte u16*
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#define u4Byte u32
|
|
|
|
#define pu4Byte u32*
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#define u8Byte u64
|
|
|
|
#define pu8Byte u64*
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#define s1Byte s8
|
|
|
|
#define ps1Byte s8*
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#define s2Byte s16
|
|
|
|
#define ps2Byte s16*
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#define s4Byte s32
|
|
|
|
#define ps4Byte s32*
|
2013-05-19 04:28:07 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#define s8Byte s64
|
|
|
|
#define ps8Byte s64*
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#define DEV_BUS_TYPE RT_USB_INTERFACE
|
2013-05-19 04:28:07 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
#define SET_TX_DESC_ANTSEL_A_88E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 24, 1, __Value)
|
|
|
|
#define SET_TX_DESC_ANTSEL_B_88E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+8, 25, 1, __Value)
|
|
|
|
#define SET_TX_DESC_ANTSEL_C_88E(__pTxDesc, __Value) SET_BITS_TO_LE_4BYTE(__pTxDesc+28, 29, 1, __Value)
|
2013-05-08 21:45:39 +00:00
|
|
|
|
2013-07-15 04:50:52 +00:00
|
|
|
//define useless flag to avoid compile warning
|
|
|
|
#define USE_WORKITEM 0
|
|
|
|
#define FOR_BRAZIL_PRETEST 0
|
|
|
|
#define BT_30_SUPPORT 0
|
|
|
|
#define FPGA_TWO_MAC_VERIFICATION 0
|
2013-05-08 21:45:39 +00:00
|
|
|
|
|
|
|
|
|
|
|
#endif // __ODM_TYPES_H__
|