mirror of
https://github.com/lwfinger/rtl8188eu.git
synced 2024-11-14 00:59:37 +00:00
rtl8188eu: Remove remaining configuration code for other devices
Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
This commit is contained in:
parent
d3b53e90aa
commit
efaf0dce64
3 changed files with 0 additions and 31 deletions
|
@ -85,11 +85,7 @@
|
||||||
#define Smooth_TH_3 4
|
#define Smooth_TH_3 4
|
||||||
#define Smooth_Step_Size 5
|
#define Smooth_Step_Size 5
|
||||||
#define Adaptive_SIR 1
|
#define Adaptive_SIR 1
|
||||||
#if(RTL8723_FPGA_VERIFICATION == 1)
|
|
||||||
#define PSD_RESCAN 1
|
|
||||||
#else
|
|
||||||
#define PSD_RESCAN 4
|
#define PSD_RESCAN 4
|
||||||
#endif
|
|
||||||
#define PSD_SCAN_INTERVAL 700 /* ms */
|
#define PSD_SCAN_INTERVAL 700 /* ms */
|
||||||
|
|
||||||
|
|
||||||
|
@ -309,11 +305,7 @@ typedef struct _ODM_RATE_ADAPTIVE
|
||||||
#define IQK_MAC_REG_NUM 4
|
#define IQK_MAC_REG_NUM 4
|
||||||
#define IQK_ADDA_REG_NUM 16
|
#define IQK_ADDA_REG_NUM 16
|
||||||
#define IQK_BB_REG_NUM_MAX 10
|
#define IQK_BB_REG_NUM_MAX 10
|
||||||
#if (RTL8192D_SUPPORT==1)
|
|
||||||
#define IQK_BB_REG_NUM 10
|
|
||||||
#else
|
|
||||||
#define IQK_BB_REG_NUM 9
|
#define IQK_BB_REG_NUM 9
|
||||||
#endif
|
|
||||||
#define HP_THERMAL_NUM 8
|
#define HP_THERMAL_NUM 8
|
||||||
|
|
||||||
#define AVG_THERMAL_NUM 8
|
#define AVG_THERMAL_NUM 8
|
||||||
|
|
|
@ -345,11 +345,6 @@ storePwrIndexDiffRateOffset(
|
||||||
#define PHY_QueryMacReg PHY_QueryBBReg
|
#define PHY_QueryMacReg PHY_QueryBBReg
|
||||||
|
|
||||||
//==================================================================
|
//==================================================================
|
||||||
// Note: If SIC_ENABLE under PCIE, because of the slow operation
|
|
||||||
// you should
|
|
||||||
// 2) "#define RTL8723_FPGA_VERIFICATION 1" in Precomp.h.WlanE.Windows
|
|
||||||
// 3) "#define RTL8190_Download_Firmware_From_Header 0" in Precomp.h.WlanE.Windows if needed.
|
|
||||||
//
|
|
||||||
#define SIC_ENABLE 0
|
#define SIC_ENABLE 0
|
||||||
#define SIC_HW_SUPPORT 0
|
#define SIC_HW_SUPPORT 0
|
||||||
//==================================================================
|
//==================================================================
|
||||||
|
|
|
@ -95,32 +95,14 @@
|
||||||
* Outsource Related Config
|
* Outsource Related Config
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#define RTL8192CE_SUPPORT 0
|
|
||||||
#define RTL8192CU_SUPPORT 0
|
|
||||||
#define RTL8192C_SUPPORT (RTL8192CE_SUPPORT|RTL8192CU_SUPPORT)
|
|
||||||
|
|
||||||
#define RTL8192DE_SUPPORT 0
|
|
||||||
#define RTL8192DU_SUPPORT 0
|
|
||||||
#define RTL8192D_SUPPORT (RTL8192DE_SUPPORT|RTL8192DU_SUPPORT)
|
|
||||||
|
|
||||||
#define RTL8723AU_SUPPORT 0
|
|
||||||
#define RTL8723AS_SUPPORT 0
|
|
||||||
#define RTL8723AE_SUPPORT 0
|
|
||||||
#define RTL8723A_SUPPORT (RTL8723AU_SUPPORT|RTL8723AS_SUPPORT|RTL8723AE_SUPPORT)
|
|
||||||
|
|
||||||
#define RTL8723_FPGA_VERIFICATION 0
|
|
||||||
|
|
||||||
#define RTL8188EE_SUPPORT 0
|
#define RTL8188EE_SUPPORT 0
|
||||||
#define RTL8188EU_SUPPORT 1
|
#define RTL8188EU_SUPPORT 1
|
||||||
#define RTL8188ES_SUPPORT 0
|
#define RTL8188ES_SUPPORT 0
|
||||||
#define RTL8188E_SUPPORT (RTL8188EE_SUPPORT|RTL8188EU_SUPPORT|RTL8188ES_SUPPORT)
|
#define RTL8188E_SUPPORT (RTL8188EE_SUPPORT|RTL8188EU_SUPPORT|RTL8188ES_SUPPORT)
|
||||||
#define RTL8188E_FOR_TEST_CHIP 0
|
#define RTL8188E_FOR_TEST_CHIP 0
|
||||||
//#if (RTL8188E_SUPPORT==1)
|
|
||||||
#define RATE_ADAPTIVE_SUPPORT 1
|
#define RATE_ADAPTIVE_SUPPORT 1
|
||||||
#define POWER_TRAINING_ACTIVE 1
|
#define POWER_TRAINING_ACTIVE 1
|
||||||
|
|
||||||
//#endif
|
|
||||||
|
|
||||||
#ifdef CONFIG_TX_EARLY_MODE
|
#ifdef CONFIG_TX_EARLY_MODE
|
||||||
#define RTL8188E_EARLY_MODE_PKT_NUM_10 0
|
#define RTL8188E_EARLY_MODE_PKT_NUM_10 0
|
||||||
#endif
|
#endif
|
||||||
|
|
Loading…
Reference in a new issue